76 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			76 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| /*
 | |
|  * Distributed under the Boost Software License, Version 1.0.
 | |
|  * (See accompanying file LICENSE_1_0.txt or copy at
 | |
|  * http://www.boost.org/LICENSE_1_0.txt)
 | |
|  *
 | |
|  * Copyright (c) 2009 Helge Bahmann
 | |
|  * Copyright (c) 2012 Tim Blechmann
 | |
|  * Copyright (c) 2013 - 2014 Andrey Semashev
 | |
|  */
 | |
| /*!
 | |
|  * \file   atomic/detail/caps_gcc_x86.hpp
 | |
|  *
 | |
|  * This header defines feature capabilities macros
 | |
|  */
 | |
| 
 | |
| #ifndef BOOST_ATOMIC_DETAIL_CAPS_GCC_X86_HPP_INCLUDED_
 | |
| #define BOOST_ATOMIC_DETAIL_CAPS_GCC_X86_HPP_INCLUDED_
 | |
| 
 | |
| #include <boost/atomic/detail/config.hpp>
 | |
| 
 | |
| #ifdef BOOST_HAS_PRAGMA_ONCE
 | |
| #pragma once
 | |
| #endif
 | |
| 
 | |
| #if defined(__GNUC__)
 | |
| 
 | |
| #if defined(__i386__) &&\
 | |
|     (\
 | |
|         defined(__GCC_HAVE_SYNC_COMPARE_AND_SWAP_8) ||\
 | |
|         defined(__i586__) || defined(__i686__) || defined(__pentium4__) || defined(__nocona__) || defined(__core2__) || defined(__corei7__) ||\
 | |
|         defined(__k6__) || defined(__athlon__) || defined(__k8__) || defined(__amdfam10__) || defined(__bdver1__) || defined(__bdver2__) || defined(__bdver3__) || defined(__btver1__) || defined(__btver2__)\
 | |
|     )
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B 1
 | |
| #endif
 | |
| 
 | |
| #if defined(__x86_64__) && defined(__GCC_HAVE_SYNC_COMPARE_AND_SWAP_16)
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B 1
 | |
| #endif
 | |
| 
 | |
| #if defined(__x86_64__) || defined(__SSE2__)
 | |
| // Use mfence only if SSE2 is available
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_MFENCE 1
 | |
| #endif
 | |
| 
 | |
| #else // defined(__GNUC__)
 | |
| 
 | |
| #if defined(__i386__) && !defined(BOOST_ATOMIC_NO_CMPXCHG8B)
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B 1
 | |
| #endif
 | |
| 
 | |
| #if defined(__x86_64__) && !defined(BOOST_ATOMIC_NO_CMPXCHG16B)
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B 1
 | |
| #endif
 | |
| 
 | |
| #if !defined(BOOST_ATOMIC_NO_MFENCE)
 | |
| #define BOOST_ATOMIC_DETAIL_X86_HAS_MFENCE 1
 | |
| #endif
 | |
| 
 | |
| #endif // defined(__GNUC__)
 | |
| 
 | |
| #define BOOST_ATOMIC_INT8_LOCK_FREE 2
 | |
| #define BOOST_ATOMIC_INT16_LOCK_FREE 2
 | |
| #define BOOST_ATOMIC_INT32_LOCK_FREE 2
 | |
| #if defined(__x86_64__) || defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B)
 | |
| #define BOOST_ATOMIC_INT64_LOCK_FREE 2
 | |
| #endif
 | |
| #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B) && (defined(BOOST_HAS_INT128) || !defined(BOOST_NO_ALIGNMENT))
 | |
| #define BOOST_ATOMIC_INT128_LOCK_FREE 2
 | |
| #endif
 | |
| #define BOOST_ATOMIC_POINTER_LOCK_FREE 2
 | |
| 
 | |
| #define BOOST_ATOMIC_THREAD_FENCE 2
 | |
| #define BOOST_ATOMIC_SIGNAL_FENCE 2
 | |
| 
 | |
| #endif // BOOST_ATOMIC_DETAIL_CAPS_GCC_X86_HPP_INCLUDED_
 | 
